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Single-walled carbon nanotubes (SWNTs) have many exceptional electronic properties. Realizing the full potential of SWNTs in
realistic electronic systems requires a scalable approach to device and circuit integration. We report the use of dense, perfectly
aligned arrays of long, perfectly linear SWNTs as an effective thin-film semiconductor suitable for integration into transistors
and other classes of electronic devices. The large number of SWNTs enable excellent device-level performance characteristics
and good device-to-device uniformity, even with SWNTs that are electronically heterogeneous. Measurements on p- and
n-channel transistors that involve as many as 2,100 SWNTs reveal device-level mobilities and scaled transconductances
approaching 1,000 cm2 V21 s21 and  3,000 S m21, respectively, and with current outputs of up to 1 A in devices that use
interdigitated electrodes. PMOS and CMOS logic gates and mechanically flexible transistors on plastic provide examples of
devices that can be formed with this approach. Collectively, these results may represent a route to large-scale integrated
nanotube electronics.
Fundamental studies of charge transport through individual
SWNTs reveal remarkable room-temperature properties,
including mobilities more than ten times larger than silicon,
current-carrying capacities as high as 109 A cm22 and ideal
subthreshold characteristics in single-tube transistors1–4. The
implications of these behaviours could be significant for many
applications in electronics, optoelectronics, sensing and other
areas5–9. Devices that use single SWNTs as functional elements
might not, however, form a realistic basis for these technologies,
due in part to their low current outputs and small active areas.
More importantly, integration of single tube devices into
scalable integrated circuits requires a solution to the very
difficult problem of synthesizing and accurately positioning
large numbers of individual, electrically homogeneous tubes
with linear geometries. The use of densely packed, perfectly
aligned horizontal arrays of non-overlapping linear SWNTs as
an effective thin-film electronic material has the potential to
avoid these problems while retaining the attractive properties of
the individual tubes. The multiple, parallel transport pathways
in these arrays provide large current outputs and active areas,
together with statistical averaging effects that lead to small
device-to-device variations in properties, even with tubes that
individually have widely different transport characteristics.
Although theoretical work has examined some of the
230

anticipated electrical properties of such arrays10,11, experimental
results are lacking12–14, owing to difficulties associated with
generating dense, large-scale, aligned SWNTs at the extremely
high degrees of alignment and linearity needed to avoid
percolating transport pathways, tube/tube overlap junctions,
electrostatic screening effects and non-ideal electrical
properties15–17. This paper presents high-performance p- and
n-channel transistors and unipolar and complementary logic
gates that use perfectly aligned arrays of long, pristine,
individual SWNTs with perfectly linear geometries. The
excellent properties of the devices derive directly from a
complete absence, to within experimental uncertainties, of any
defects in the arrays, as defined by tubes or segments of tubes
that are misaligned or have nonlinear shapes. This level of
perfection represents several orders of magnitude improvement
over previous results12,18–20. Analysis of measurements on these
devices using rigorous models of the capacitance coupling of
the arrays to the gate electrodes reveals device-level properties
that approach those of pristine individual tubes. These features,
together with the ability of these devices to provide both p- and
n-type operation and CMOS circuit designs, and their
compatibility with a range of substrates, suggest that these
approaches have some promise for realistic SWNT-based
electronic and optoelectronic technologies.
nature nanotechnology | VOL 2 | APRIL 2007 | www.nature.com/naturenanotechnology
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Figure 1 Perfectly aligned arrays of long, linear SWNTs and their implementation in thin-film-type transistors. a, SEM image of a pattern of perfectly aligned,
perfectly linear SWNTs formed by CVD growth on a quartz substrate. The bright horizontal stripes correspond to the regions of iron catalyst. The inset provides a
magnified view. These arrays contain 5 SWNTs mm21. b, Schematic illustration of the layout of a type of transistor that incorporates these aligned SWNTs as the
semiconductor. The device uses source (S), drain (D) and gate (G) electrodes, and a dielectric layer formed sequentially on top of the SWNTs on quartz. c, SEM
image of the channel region of such a device. The distance between the source and drain electrodes defines the channel length (L ). d, Output currents (I D) measured
on more than 100 two-terminal test structures using electrodes with widths, W, of 200 mm and separated by distances (that is, channel lengths, L ) of 7 mm,
evaluated with an applied potential, V D, of 10 V. e, Transfer curves (I D as a function of gate voltage, V G) measured from transistors with L ¼ 5, 10, 25 and 50 mm,
from top to bottom, and W ¼ 200 mm at V D ¼ – 0.5 V. The blue lines indicate the linear regions of the transfer curves. These devices used polymer gate dielectrics,
with thickness of 1.5 mm. f, Width-normalized on and off currents (open circles and squares, respectively, left axis) and linear-regime device mobilities (solid
circles, mdev, right axis) as a function of L.

FABRICATION OF NANOTUBE ARRAYS AND DEVICES
Figure 1 shows scanning electron microscope (SEM) images of
representative arrays of SWNTs, SEM images and schematics of
their integration into transistors, and some electrical properties.
Chemical vapour deposition (CVD) on ST (stable temperature) cut
quartz wafers using patterned stripes of iron catalyst and methane
feed gas forms arrays of individual SWNTs with average diameters
of 1 nm, lengths of up to 300 mm, and densities (D) approaching
10 SWNTs mm21. More than 99.9% of the SWNTs lie along the
[21̄1̄0] direction of the quartz, to within ,0.018, with perfectly
linear configurations, within the measurement resolution of an
atomic force microscope12. (Fig. 1a; see also Supplementary
Information, Fig. S1). This nearly ideal layout, in particular as
obtained at high D, is critically important to the device results
presented here, and represents a significant improvement over
previously reported results18–20. The simplest method to integrate
these arrays into transistors begins with photolithography to
define source and drain electrodes (Ti, 1 nm/Pd, 20 nm) on the
SWNT/quartz substrates in regions between the catalyst stripes.
Etching SWNTs outside the channel region, spin casting a
uniform epoxy gate dielectric (1.5 mm) and photolithographically
defining top gate electrodes (Ti, 1 nm/Au, 20 nm) aligned to the
channel regions yields arrays of electrically isolated transistors.
Figure 1b,c shows a schematic illustration and image. We formed
devices in this manner with channel lengths (L) between 5 and
50 mm, all with widths (W ) of 200 mm. For these geometries,
each device incorporates 1,000 perfectly linear parallel
nature nanotechnology | VOL 2 | APRIL 2007 | www.nature.com/naturenanotechnology

SWNTs in the channel, most of which (for example, .80%, even
for L ¼ 50 mm) span the source/drain electrodes. This large
number of active tubes per device provides high current outputs
and good statistics for uniform reproducible properties.
Figure 1d presents measurements that show a 10% standard
deviation in source/drain currents, ID, measured in more than
100 two-terminal test structures (source/drain voltage, VD ¼ 10
V; L ¼ 5 mm; W ¼ 200 mm). We observe high yields both for
growing the arrays and for building devices that incorporate
them (see Supplementary Information, Figs. S1 and S2).
Figure 1e shows typical transfer characteristics measured from
a set of devices. The responses indicate p-channel behaviour,
consistent with observations in single-tube devices that use
similar materials and designs (see Supplementary Information,
Fig. S3). The large current outputs are consistent with the high
channel conductance provided by the multiple tubes. These
currents vary approximately linearly with the channel length,
indicating diffusive transport, with ratios of the on and off
currents in a range (between 2.3 and 5) consistent with the
relative populations of metallic and semiconducting SWNTs (see
Supplementary Information, Figs. S1 and S4). Resistances of the
semiconducting tubes in their ‘on’ state (that is, biased to gate
voltages, VG, of –50 V), are 36+10 kV mm21 for L ¼ 50 mm,
where the effects of contacts are least significant. Single-tube
device results, computed using reported diameter-dependent
resistances1 and diameter distributions measured from these arrays
(see Supplementary Information, Fig. S1), yield a resistance of
21 kV mm21. Similar calculations for the metallic tubes in these
231
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devices yield higher and lower resistances in the low- and high-bias
regimes, respectively, than the best single-tube device
measurements14,21–23 (see Supplementary Information, Figs. S4–S6).
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d

CAPACITANCE COUPLING AND MOBILITY CALCULATIONS

Although the devices of Figs. 1 and 2 have high mobilities, their
on/off ratios are modest, owing to the presence of metallic tubes,
232
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The low on-state resistances of the semiconducting tubes yield
excellent device-level transistor properties. Figure 1f presents
linear-regime device mobilities as a function of channel length,
computed from the transfer curves, the physical widths of the
source/drain electrodes (W ¼ 200 mm), and a parallel plate model
for the capacitance, C, according to mdev ¼ (L/WC)(1/VD)@ID/@VG.
These mobilities are as high as 1,100 cm2 V21 s21 for L . 25 mm,
decreasing with L, likely owing to effects of contacts1,24,25 that are
not considered explicitly in these calculations. The validity of this
simple parallel plate model for the capacitance can be explored
through measurements and calculations for devices having
different values of D. Figure 2a,b presents SEM images of SWNT
arrays with D between 0.2 SWNTs mm21 and 5 SWNTs mm21,
obtained by controlling the growth conditions. The responses of
devices built with these arrays and with single tubes are similar
to those in Fig. 1 (see Supplementary Information, Figs. S3 and
S7). The influence of fringing fields and partial electrostatic
screening by the tubes on the capacitance, C, are important in
this range of tube spacing and gate dielectric thickness10,11.
Figure 2c,d presents results of calculations that include these
effects, the quantum nature of the tubes and their intrinsic
capacitance for D ¼ 5 SWNTs mm21, where screening is
dominant, and for D ¼ 0.2 SWNTs mm21, where it is small. In
the former regime, the calculated C differs, only by 10%, from
that determined by a simple parallel plate model. In the latter
case, the capacitance coupling to each individual tube is nearly
the same as that for isolated tubes (see Supplementary
Information, Figs. S8 and S9).
Such models enable calculations of the average per tube
mobilities, which we denote as kmtl , according to kmtl ¼ (L/WCt
Ds)(1/VD)@ID/@VG where Ct is the capacitance per unit length
for a semiconducting tube in the array (computed using D), and
Ds is the density of semiconducting tubes that span the channel.
For L ¼ 50 mm and D ¼ 5 SWNTs mm21, kmtl  2,200 +
130cm2 V21 s21, if we assume that approximately two out of three
of the SWNTs in the channel are semiconducting and that 80%
of them span the source and drain electrodes. As with the device
mobility, the per tube mobility (as computed in a manner that
does not account for the contacts) decreases with channel
length (for example, 570 cm2 V21 s21, L ¼ 5 mm), which is
qualitatively consistent with expectations based on reports on
single-tube devices1,24–26. Averaging the diameter-dependent
mobilities inferred from single-tube devices1, weighted by the
measured distribution of tube diameters in the arrays (see
Supplementary Information, Fig. S1d), yields 3,000 cm2 V21 s21
if we assume that most of the 3 –4 nm tubes are small bundles
( 4,300 cm2 V21 s21 without this assumption). This value is
only somewhat higher than the results determined from
measurements on the array devices. An analysis of per tube
mobilities in devices with various tube densities at L ¼ 10 mm,
where the effects of contacts are significant, yields kmtl  800+
100cm2 V21 s21, with a negligible systematic dependence on D.
Similar mobility values are observed in single-tube devices (see
Supplementary Information, Fig. S3).
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Figure 2 Capacitance effects and density scaling studies of transistors that
use aligned arrays of SWNTs. a,b, SEM images of an array of aligned SWNTs
with 0.2 SWNTs mm21 (a) and 5 SWNTs mm21 (b). c,d, Colour contour
plots and electric field lines for the computed electrostatic coupling of a gate
electrode (top yellow plate) through a dielectric layer to an array of SWNTs with
low density (that is, average spacing between the SWNTs is larger than the gate
dielectric) (c), and with high density (average spacing between the SWNTs is
smaller than the gate dielectric) (d). The results in c and d show field
distributions that are similar to those associated with an isolated tube and a
parallel plate, respectively. e, Width-normalized on and off currents (open circles
and squares, respectively, left axis) measured in transistors built with arrays of
SWNTs with different densities, D. The thickness of the gate dielectric was
1.5 mm. The plot also shows the average per tube mobilities (filled circles,
kmtl , right axis) computed from transfer curves measured from these devices.

and their transconductances are low, owing to the use of lowcapacitance gate dielectrics. The on/off ratios can be improved
by destroying the metallic tubes in a breakdown procedure that
involves slowly increasing VD, while holding VG at a large
positive value (Fig. 3a; see also Supplementary Information,
Fig. S10) in a manner similar to previous demonstrations on
random-network and multiwalled nanotube devices15,27. To
implement this procedure, the SWNT arrays were first
transferred, with high yields (see Supplementary Information,
Figs. S10–S12), onto a substrate of epoxy (150 nm)/SiO2
(100 nm)/Si, using an adaptation of previously reported
techniques28–30. The epoxy/SiO2 bilayer and Si provided the gate
dielectric and gate, respectively, in a back-gate geometry that
leaves the SWNTs exposed to air to facilitate the breakdown
nature nanotechnology | VOL 2 | APRIL 2007 | www.nature.com/naturenanotechnology
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Figure 3 High on/off ratios, current outputs and transconductances in transistors that use aligned arrays of SWNTs as the semiconductor, on rigid and
flexible substrates. a, Transfer curves from a transistor (L ¼ 12 mm, W ¼ 200 mm) that uses aligned arrays of SWNTs (D ¼ 4 SWNTs mm21) transferred from the
quartz growth substrate to a doped silicon substrate with a bilayer dielectric of epoxy (150 nm)/SiO2 (100 nm). The data correspond to measurements on the device
before (open triangles) and after (open circles) an electrical breakdown process that eliminates metallic transport pathways from source to drain. This process
improves the on/off ratio by a factor of more than 10,000. b, Full current/voltage characteristics of the same device, measured after breakdown, illustrating a wellbehaved response. The gate voltage varies from – 5 V to 5 V (top to bottom). c, Optical (inset) and SEM images of a transistor that uses interdigitated source and
drain electrodes, in a bottom gate configuration with a gate dielectric of HfO2 (10 nm) on a substrate and gate of Si. The width and length of the channel are 93 mm
and 10 mm, respectively. The box indicated by the dashed blue lines in the optical image inset delineates the region shown in the SEM image. d, Output current (I D)
as a function of V D at V G ¼ – 2 V, for the device shown in c. High on currents (up to 1 A) can be obtained. e, Transconductance per unit effective width (g m/W eff )
as a function of channel length (L ), for devices (D ¼ 2 SWNTs mm21) that use a polymer electrolyte gate (solid circles, V D ¼ – 0.5 V) and a 10-nm HfO2 (solid
triangles, V D ¼ – 0.5 V) gate dielectric, respectively. f, Optical image of an array of SWNT transistors with D ¼ 3 SWNTs mm21 on a flexible plastic substrate (PET),
and L ¼ 27 mm and W ¼ 200 mm. g, Current/voltage characteristics of a typical device. The gate voltage varies from – 20 V to 20 V (top to bottom). The linearregime field-effect mobility was 480 cm2 V21 s21, representing the highest p-channel mobility reported for a device on plastic. The inset shows the variation of the
normalized mobility as a function of bending-induced strain, down to a radius of curvature of 0.4 cm. Beyond this degree of bending, failure occurs due to fracture of
the gate electrode.

process. Transfer curves in Fig. 3a, collected before and after this
process for a typical case of D ¼ 4 SWNTs mm21 (L ¼ 12 mm,
W ¼ 200 mm, VD ¼ –0.5 V), demonstrate that the on/off ratios
can be increased by four orders of magnitude, or more, in this
manner. Figure 3b shows full current/voltage characteristics
recorded after breakdown. The response is consistent with a wellbehaved device (that is, saturated and linear current outputs for
VD  VG and VD  VG, respectively), offering large current
output even with low operating voltages (selected to avoid
hysteresis) and the low-capacitance dielectrics used here. The
differences in threshold voltages observed in Fig. 3a,b result from
hysteresis that occurs at the high voltages associated with
measurements in Fig. 3a.
Increasing the capacitance of the gate dielectric improves the
transconductance and eliminates the hysteresis. These aspects, as
implemented in devices described in the following, also increase
the voltage gain by more than one order of magnitude. In
nature nanotechnology | VOL 2 | APRIL 2007 | www.nature.com/naturenanotechnology

addition, extremely high current outputs can be obtained in this
manner, especially in devices that use interdigitated source and
drain electrodes to increase W. Figure 3c,d shows images and
electrical responses of such a device that uses an array of SWNTs
(D ¼ 7 SWNTs mm21) transferred onto a substrate of HfO2 (10
nm)/Si, where the HfO2 serves as the gate dielectric and the Si
provides the gate. In such a device, each SWNT in the array is
active at multiple separate segments along its length, similar to
related demonstrations in single-tube systems31. For this device,
the output current reaches 1 A at VG ¼ –2 V and VD ¼ –5 V,
as illustrated in Fig. 3d. The transconductance (gm), computed
using an effective width (Weff ) defined by the summed widths of
the SWNTs that are active in the device, in a manner analogous to
similar analyses of single-tube devices31, can also be high in such
devices. Figure 3e shows results from devices that use slightly
lower tube densities (D ¼ 2 SWNTs mm21), non-interdigitated
electrodes and various channel lengths. The peak values of
233
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COMPLEMENTARY DEVICES AND LOGIC GATES
As illustrated in Fig. 5a –c, coating the devices with
polyethyleneimine (PEI)15,33 enables n-channel operation, similar
to observations in single-tube devices33. These results provide
straightforward means to form complementary and unipolar
logic gates (inverters), and other circuit elements. Figure 5d
shows a PMOS inverter that uses an SWNT-array-based
p-channel transistor (response shown in Fig. 5b) as the drive and
an array of SWNTs, partially processed by electrical breakdown,
as the load. Combining n- and p-channel devices yields CMOS
234
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transconductances scaled in this manner are 800 S m21 (at VD ¼
–0.5 V, L ¼ 7 mm) with HfO2 (10 nm) dielectrics, and up to 
3,000 S m21 (at VD ¼ – 0.5 V, L ¼ 5 mm) with polymer electrolyte
gating32.
The transfer process used for these devices also enables integration
onto unusual substrates, including flexible plastics. As an example,
Fig. 3f,g shows an image and electrical characteristics of devices
(D ¼ 3 SWNTs mm21) on a sheet of poly(ethylene terephthalate)
(180 mm), where polyimide (1.6 mm) and indium tin oxide
(150 nm) provide the gate dielectric and gate, respectively, with
L ¼ 27 mm and W ¼ 200 mm. The linear-regime mobility,
computed using a parallel plate approximation for the capacitance,
is  480 cm2 V21 s21. The inset of Fig. 3g shows the normalized
mobility as a function of bending induced strain (1) for bending
down to radii of curvature of 0.4 cm. At higher values of strain, the
devices fail owing to fracture of the gate electrode.
Many of the exceptional electrical properties can be obtained, at
once, in suitably designed devices. Figure 4 provides optical
micrographs and electrical measurements of such devices, formed
on quartz growth substrates in top gate geometries similar to the
devices of Figs. 1 and 2, but with high-capacitance dielectrics
and with split gate electrodes aligned to the transistor channel to
avoid parasitic overlap capacitances for high-speed operation.
The dielectric consists of a bilayer of HfO2 (10 nm) deposited
by atomic layer deposition, on top of a layer of benzocyclobutene
(BCB, 20 nm) spin-cast on the SWNTs. Figure 4a– c shows
several devices that use arrays with D ¼ 7 SWNTs mm21. The
design enables high-speed (radio frequency, RF) operation, and
provides electrode pad layouts in the ground– signal– ground
configuration to facilitate RF probing. The mobilities can be
computed using the parallel plate model for the capacitance or
using rigorous calculations similar to those for kmtl, but which
also include capacitance contributions from the metallic tubes.
Figure 4d shows the results, along with the average per tube
mobility, from measurements on 15 devices. The high mobilities
and scaling behaviours are quantitatively similar to those of
the devices in Fig. 1. The on resistances of the semiconducting
tubes are also similar, at  40 kV mm21. The current outputs are
high; they scale linearly with W, and in an expected manner with
L. Figure 4e,f presents these results. The high-capacitance gate
dielectrics lead to transconductances scaled by Weff as high as
2,900 S m21, as shown in Fig. 4g. Behaviours in the upper end
of the range for all of these properties are achieved in devices
with L ¼ 4 mm and W ¼ 600 mm, where, for example, the
mobility, scaled transconductance and current output are
400 + 50 cm2 V21 s21 (using the parallel plate capacitance,
160 nF cm22), 3,000 S m21 and 8 mA, respectively. The
mobility is 800 + 100 cm2 V21 s21 when evaluated using
the rigorous models for the capacitance (  70 nF cm22). These
devices also have a strong potential for high-speed operation.
Measurements using a network analyser indicate small signal gain
up to frequencies (fT) approaching 0.5 GHz, evaluated without
any de-embedding (see Supplementary Information, Fig. S14).
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Figure 4 High-performance top gate transistors that use aligned arrays of
SWNTs for the semiconductor. a, Optical micrograph showing an array of eight
transistors that use SWNT arrays for the semiconductor, the quartz growth wafer as
the substrate, high-capacitance bilayer gate dielectrics of BCB (20 nm)/HfO2 (10 nm)
and split gate electrodes aligned to the channels of the devices. b, Optical
micrograph of a device with L ¼ 32 mm and W ¼ 200 mm, corresponding to the
box indicated by the dashed blue line in the left portion of part a. c, Optical
micrograph of a device with L ¼ 4 mm and W ¼ 300 mm, corresponding to the box
indicated by the dashed green line in the right portion of part a. d, Mobilities
computed using parallel plate (mdev, blue triangles) and rigorous (mr, black squares)
models for the capacitance coupling between the gate electrode and the SWNT
arrays. The plot also shows the average per tube mobilities (kmtl, red circles).
e, Output currents, I D (V D ¼ –1 and V G ¼ –1 V), for devices with L ¼ 4, 8, 16 and
32 mm at W ¼ 50, 100, 200 and 300 mm. f, Output currents, I D (V D ¼ –1 and
V G ¼ –1 V), for 18 devices with L between 4 and 32 mm. g, Scaled
transconductances (g m/W eff) for 15 devices with L between 4 and 32 mm.

inverters, as illustrated in Fig. 5e. The gains observed in the
PMOS and CMOS inverters were 2.75 and 1.8, respectively, as
nature nanotechnology | VOL 2 | APRIL 2007 | www.nature.com/naturenanotechnology
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CVD procedures were used to grow SWNTs on ST cut quartz wafers (Hoffman),
which were annealed at 900 8C in air for 8 h. The first step of the growth process
involved photolithography to open lines (W ¼ 10 mm and L ¼ 1 cm) in a layer of
photoresist (AZ 5214) on the quartz, followed by electron beam evaporation
(3  1026 torr; Temescal CV-8) of Fe (Kurt J. Lesker; 99.95%) to a nominal
thickness of ,0.5 nm. Lifting off the photoresist with acetone left a pattern of Fe
lines. Annealing the Fe at 550 8C in air formed isolated iron oxide nanoparticles
with diameters near 1 nm. The particles served as the catalytic seeds for CVD
growth of the SWNTs. Purging with hydrogen at 900 8C for 5 min and then
introducing a flow of methane (1,900 s.c.c.m.) and hydrogen (300 s.c.c.m.) at 900
8C for 1 h led to the growth of SWNTs (see Supplementary Information, Fig. S2,
for the reproducibility of this growth technique).
FABRICATION OF TOP AND BOTTOM GATE TRANSISTORS

2

5V
Vout (V)

measured at VDD ¼ 5 V for the PMOS device and VDD ¼ +2 V for
the CMOS device. Taken together, these and the other results
presented in this paper indicate a scalable path to SWNT-based
thin-film electronics, with high-performance capabilities. Initial
applications might be envisioned in areas that require unusual
substrates (for example plastics), such as flexible displays or
conformal structural health monitors, or optical transparency,
such as in heads-up displays and certain security devices. The
high-performance attributes, combined with the possibility of
direct integration with silicon, also create interest in the possible
use of nanotube array devices with Si CMOS for enhanced
operation (for example, power-handling capabilities, linearresponse or high-speed operation). The array geometry should
also be useful for a range of other applications, which currently
exist only in the form of single-tube demonstrations. Examples
include light-emitting diodes, photodetectors, chemical sensors,
nanoelectromechanical oscillators, and electrically or thermally
conductive elements. These and other related systems appear
promising for future study.

–8

–4

0
Vin (V)

4

Figure 5 n- and p-type SWNT array transistors, with implementation in
CMOS and PMOS logic gates. a, Transfer curves of p- and n-channel transistors
that use aligned arrays of as-fabricated and PEI-coated arrays of SWNTs,
respectively. All devices were processed using electrical breakdown to achieve high
on/off ratios. In the case of the n-channel devices, this process was performed
before PEI coating. L ¼ 4 mm, black; L ¼ 7 mm, red; L ¼ 12 mm, green; L ¼ 27 mm,
blue; V D ¼ – 0.5 V. b. Current/voltage response of a typical p-channel device in
a regime of small V D (V G ¼ 5 V to – 5 V). c, Similar results from an n-channel
device. (V G ¼ 0 V to 5 V). d, Transfer curve from a PMOS inverter that uses an
SWNT-array transistor for the drive, and a two-terminal device with SWNT arrays
for the resistive load. The gain of the PMOS inverter is 2.75. The inset provides a
circuit schematic. e, Similar information for a CMOS inverter that combines
p- and n-channel SWNT-array transistors. The gain of the CMOS inverter is 1.8.
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To make top gate transistors on the quartz growth substrates, Ti (1 nm)/Pd
(20 nm) (electron beam evaporated at 3  1026 torr; Temescal CV-8)
source/drain electrodes were formed by photolithography and lift-off. For device
isolation, these electrodes and the channel region were covered with photoresist,
the exposed tubes were removed by reactive ion etching (50 mtorr, 20 s.c.c.m. O2,
30 W, 30 s), and then the resist was washed away with acetone. A spin-cast layer of
a photodefinable epoxy (SU8-2, Microchem) formed the gate dielectric. On top
of this layer, we defined the gate (Ti (1 nm)/Au (20 nm)) using
photolithography and lift-off. Reactive ion etching through the epoxy, using a
layer of photoresist as a mask, created openings to enable probing of the source
and drain electrodes (see Supplementary Information, Figs S3– S6, for various
measured properties of devices with different tube densities and layouts). For the
high-performance devices of Fig. 4, spin-casting and atomic layer deposition
techniques defined the high-capacitance bilayer dielectrics of BCB and HfO2. In
addition, gate electrodes with widths comparable to the channel length provided
low overlap capacitances for high-speed operation. The electrodes’ layouts match
probing configurations for high-speed measurements with a network analyser.
For bottom gate devices, the SWNT arrays were transferred from quartz
onto other substrates. To pick up the aligned tubes, a 100-nm layer of Au was first
deposited on the nanotubes/quartz by electron beam evaporation (3  1026
torr, 0.1 nm s21; Temescal CV-8). On top of this Au layer, a film of polyimide
(polyamic acid, Aldrich) was spin-coated at 3,000 r.p.m. for 30 s and cured at
110 8C for 2 mins. Physically peeling away the polyimide/Au/SWNT film lifted
the tubes off the quartz with nearly 100% transfer efficiency. Placing this film on
the receiving substrate (SiO2/Si) coated with an adhesive layer of SU8-2 (150
nm) and then etching away the polyimide by reactive ion etching (150 mtorr, 20
s.c.c.m. O2, 150 W, 35 min) left the Au/SWNTs film on the substrate.
Photolithography and etching of the Au (Au-TFA, Transene) defined the Au
source and drain electrodes. In the final step of the fabrication, SWNTs outside
the channel regions were removed by reactive ion etching to isolate the devices
(see Supplementary Information, Figs. S11 and S12, for SEM images that
indicate the nearly 100% efficiency of this process).
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FABRICATION OF TRANSISTORS WITH POLYMER ELECTROLYTE AND HfO2 GATE DIELECTRICS

To achieve high transconductances, we used high-capacitance gate dielectrics
consisting of either 10-nm HfO2 or a polymer electrolyte. The electrolytes were
made by directly dissolving LiClO4 * 3H2O in poly(ethylene oxide) (PEO, Mn ¼
550) or in polyethylenimine (PEI, Mn ¼ 800) in air at room temperature with
2.4:1 and 1:1 polymer to salt weight ratios, respectively. The electrolytes were
injected into a polydimethylsiloxane (PDMS) fluidic channel laminated over
aligned arrays of SWNTs on quartz substrates with source/drain electrodes
defined according to the previously described procedures. In these devices, gate
voltages were applied through a silver wire dipped in the electrolyte. The HfO2
was prepared on a doped silicon substrate by atomic layer deposition (Savannah
100, Cambridge NanoTech) using H2O and Hf(NMe2)4 (99.99þ%, Aldrich) and
a substrate temperature of 150 8C. SWNT arrays were transferred onto the HfO2
using the procedures described above, but without the adhesive layer.
Photolithography and etching defined the Au electrodes for source and drain.
FABRICATION OF n-TYPE TRANSISTORS, CMOS AND PMOS LOGIC GATES

Spin-coating layers of PEI (Mn ¼ 800, Aldrich) on the top of the nanotubes
switches the operation of the transistors from unipolar p-channel to unipolar
n-channel. To form these coatings, PEI was first dissolved in methanol with a
volume concentration of 1:5. Spin-casting the PEI directly onto the SWNTs at
2,000 r.p.m. for 30 s created the coatings. Heating at 50 8C for 10 h gave
n-channel transistors. Suitable interconnection of such devices can yield logic
gates of various types. For PMOS inverters, one transistor served as a resistor
load, and the other served as the drive. CMOS inverters were formed with
uncoated p-channel devices and PEI-coated n-channel devices.

Received 3 November 2006; accepted 23 February 2007; published
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Supplementary Information
High performance electronics using dense, perfectly aligned arrays of
single walled carbon nanotubes
Seong Jun Kang, Coskun Kocabas, Taner Ozel, Moonsub Shim, Ninad Pimparkar,
Muhammad A. Alam, Slava V. Rotkin & John A. Rogers
Growth of SWNT arrays and fabrication of array devices
The procedures outlined in the main text lead to SWNT arrays that have
extremely high levels of perfection, as determined by the degree of alignment and the
degree of linearity in the shapes of the SWNTs, even at values of D that approach 10
SWNT/µm. Figure S1 provides various measurements of a typical SWNT array that
quantify the degree of alignment, the degree of linearity, the diameter distribution, the
length distribution and the approximate ratio of metallic to semiconducting tubes.
Figure S1i presents some statistical information on the extent of variation in the
properties of devices formed with these arrays, using electrode geometries and
fabrication procedures outlined in the part of the main text that describes Fig. 1. We
performed extensive SEM analysis to examine the yields and extent of variation in the
SWNT arrays grown using similar procedures on multiple substrates. Figure S2
provides representative results, illustrating the high level of reproducibility in the
growth procedures. (The ‘wavy’ shapes of the catalyst lines apparent in the low
magnification views result from charging during the collection of the SEM images.)
Fabrication of single tube devices
To provide further data to compare to our array devices, we fabricated single
tube devices using aligned arrays of SWNT grown on quartz and then transferred to
SiO2(100 nm)/Si. Photolithography defined Ti (1 nm)/Pd (20 nm) source and drain
electrodes onto these arrays. We then protected individual SWNTs in the array with 2
µm wide stripes of photoresist (AZ 5214) and then etched away all of the unprotected
SWNTs with oxygen reactive ion etching (RIE). The photoresist was then removed
with acetone and isopropyl alcohol. We collected SEM images to verify that there is
only one SWNT bridging the S/D electrodes. Figure S3 provides an SEM image and
measured transfer curves. The devices operate in p channel mode, consistent with
observations in array devices. Also, the calculated mobility is in the same range as the
average tube mobility inferred from array devices.
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Measurements of dielectric constants
Metal-insulator-metal structures were used to measure the dielectric constant of the
polyimide (PI) gate dielectric. We used Au top and bottom contacts defined by
photolithography and lift-off. The PI was spin cast at 5000 rpm for 30 s and cured at
150 °C for 5 hours. The thickness of the PI layer was measured by surface
profilometry (Sloan Dektak3 ST). To open the bottom electrode for probing, RIE
etching was used to remove locally the PI. The capacitance of the resulting structure
was measured using an Agilent 4288A Capacitance Meter. By using the equation

C=

εε 0

, dielectric constant was obtained (3.2). For the BCB/HfO2 bilayer dielectrics,
d
we fabricated the same electrode structure to measure the capacitance. The
thicknesses of the BCB (~20nm) and HfO2 (~10 nm) layers were measured by AFM (DI,
Dimension 3100).
The dielectric constant for the BCB inferred from these
measurements is somewhat higher than values reported in the literature, due possibly to
modifications induced in the BCB during the atomic layer deposition of the HfO2.

On/off ratio vs. channel length
Even though more than 99.9% of the m- and s-SWNTs are aligned, to within <
0.01 degree, the on/off ratio of these devices is observed to be systematically increasing
with channel length (L), as shown in Fig. S4. This is unexpected because the ratio of the
number of m- and s-SWNTs (~1/3) is independent of channel length.
Below we show that the presence of significant contact resistance plays an
important role in determining the on/off ratio. The resistance of an individual m-SWNT
can be written as RM + ρM L and the resistance of an individual s-SWNT can be written
as RS + ρS L, where, RM and RS are m- and s-SWNT contact resistance per tube,
respectively, while ρM and ρS are m- and s-SWNT resistance per unit length of the tube.
Hence the total current through all the m-SWNTs can be written as
Im = fM N VD / ( RM + ρM L)

(1)

where, fM is fraction of m-SWNTs and N is total number of tubes in a device. A similar
equation can be written for s-SWNT as well.
The on/off Ratio (S) can be written as
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S=

I on I s + I m
I
f NV /( RS + ρ S L)
=
= 1+ s = 1+ S D
I off
Im
Im
f M NV D /( RM + ρ M L)

(2)

Eq. (2) can be rearranged as,

⎛ R + ρM L ⎞ fS
⎟⎟
S = 1 + ⎜⎜ M
⎝ RS + ρ S L ⎠ f M

(3)

Note that Eq. (3) can be independent of L only if RM = RS = 0 or RM/RS = ρM/ρS. Both of
these conditions may not be true for every given device. Considering the limiting cases,

⎛R
S ( L → 0) = 1 + ⎜⎜ M
⎝ RS

⎞ fS
⎟⎟
⎠ fM

(4)

⎛ρ
S ( L → ∞) = 1 + ⎜⎜ M
⎝ ρS

⎞ fS
⎟⎟
⎠ fM

(5)

The on/off ratio will vary from limit in Eq. (4) to Eq. (5) for intermediate values of L.
For simplicity we assume that RM, RS and ρM are independent of Vg while ρS depends
on Vg (this assumption needs further justifications) i.e. the on/off ratio S(L→0) is
independent of Vg while S(L→∞) depends on Vg at which the on current is defined. The
observation that the on/off ratio increases with L implies that RM/RS < ρM/ρS for given
Vg. Figure S4 shows measured (symbols) and curve fit (lines, using Eq. 3) on/off ratio
vs. L for different values of Vg. Specifically, if Vg is reduced, the s-SWNTs have lesser
current (ρS higher) and slope of the curve decreases as expected. With this set of data, it
is possible to extract parameters by curve fitting, but the accuracy of such a process in
this case is limited to do the small number of data points.
Resistance of metallic SWNTs
Figure S5 shows the ID-VD plot for primarily the metallic tube contribution to
the current (here VG = 10 V so the semiconducting tubes are mostly off). The metallic
tubes show lower resistivity at low bias and higher resistivity at high bias, which can be
observed in most clearly for the case of the 5 µm channel length case.
At low bias, only acoustic phonons which have a higher mean free path (λ ~ 1.5
µm) (Ref. 1, 2) are present in metallic tubes. On the other hand at high bias, the optical
phonons dominate (λ ~ 15-20 nm) and the resistivity increases. The transition point
comes roughly when the electric field is high enough to have a voltage drop of ~>160
mV (which is optical phonon energy) in one mean free path.
Figure S5 also shows in the plot of ID vs. VD/L all 4 curves lay roughly on top
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of each other with the saturation point roughly at VD/L ~ 0.5 V µm-1.
Figure S6 shows a scaling plot of the low bias resistances as a function of
channel length. The zero intercept indicates small overall influence of contacts in
these devices. The high and low bias resistivity values for various references
including the present work are also presented.
From the scaling plot, the slope = 300 Ω µm-1. Each of the transistors have
roughly 1000 SWNTs and 1/3 of them for m-SWNTs and approximately >80% of all the
tubes bridge S/D.
The resistivity can be estimated as
300 × 1000 × 1/3 × 0.8 = 80 kΩ µm-1.
This value is significantly higher than the best observed values for single tubes ~6 kΩ
µm-1. The high bias resistance is somewhat lower than observations in singe tubes.

1. Park, J. Y. et al. Electron-phonon scattering in metallic single walled carbon
nanotubes. Nano Lett. 4, 517-520 (2004).
2. Javey, A. et al. High-field quasiballistic transport in short carbon nanotubes. Phys.
Rev. Lett. 92, 106804 (2004).
Devices with different tube densities
We fabricated a series of devices with different tube densities, D. Figure S7
presents transfer curves for representative devices. Qualitatively, the responses are
similar to those of the high density devices presented in the main text and in Fig. 1.
Gate capacitance and mobility
Mobility calculation requires knowledge of the charge density of a single
SWNT in the channel and the average drift electric field: µ = I / (ρ E). We estimate the
latter as Vd / L. The former depends on the gate voltage according to ρ = Ct Vg, where
Ct is the specific capacitance per unit length of the single tube in the array, which
depends on the device geometry. We define the field-effect mobility as
L
dI
µ=
⋅
Vd Ct dVg
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for the single SNWT current channel and similarly for the effective field-effect mobility
of the TFT device as
L
dI
µ=
⋅
Vd CW W dV g
where CW is the specific capacitance per unit area. For example CW = εo εins / d is the
specific capacitance (per unit area) of the plate capacitor. This definition of mobility is
valid even in the presence of metallic nanotubes since the current through these tubes is
independent of Vg. The current can be written as I = IM + IS(Vg) and hence dI/dVg =
dIS(Vg)/dVg.
The relation between CW and Ct is important for our conclusions on the TFT
performance. In order to obtain the total charge density (and current) of the TFT device
with D tubes per unit width we have to multiply the single tube capacitance by D:
CW = D ⋅ Ct
As we have shown in Ref.[S. V. Rotkin, in Applied Physics of Nanotubes,

(Ed:

Avouris P.), Springer Verlag GmbH Co., KG 2005.] the SWNT capacitance has two
contributions: the quantum one and the geometrical one. The former is given by the
SWNT density of states: CQ = e2 go ~ 3.2 [S. Rosenblatt, Y. Yaish, J. Park, J. Gore,
V. Sazonova, P. L. McEuen, Nano Lett. 2002, 2, 869. K. A. Bulashevich, S. V.
Rotkin, Jetp Lett. 2002, 75, 205.]. The latter has been recently derived by us for an
infinite array of parallel SWNTs with uniform spacing 1 / D in:

C −1 array =

⎡ sinh(2πtD) ⎤
⋅ log ⎢
⎥
2πε 0 ε s
⎣ πRD ⎦
1

where R is the SWNT radius, t is the distance to the gate electrode, εs is the dielectric
constant of the surface/interface where we place the tubes. For the SWNT in the
quartz/SWNT/SU-8 sandwich structure the dielectric constant εs = (εSiO2 + εSU-8) / 2 = ~4
due to the low dielectric contrast between theses materials: quartz substrate (εSiO2 = 4.1),
gate dielectric (SU-8 Epoxy, εSU-8 = 3.9), corresponding distribution of the electrostatic
potential is shown in Fig. S8f. For the case of the SWNT array been transfer at the
quartz or resin surface, the effective capacitance is half of the substrate capacitance εs =
(εSiO2/SU-8 + 1) / 2 = ~2 where 1 is the dielectric permittivity of the air (see Fig. S8d).
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The specific capacitance per unit area for the SWNT TFT has an analytical
expression:
D
CW = D ⋅ Ct =
⎡ −1
1
⎡ sinh(2πtD) ⎤ ⎤
⋅ log ⎢
⎢CQ +
⎥⎥
2πε 0ε s
⎣ πRD ⎦ ⎦
⎣
This expression allows series expansion in a small unit-less parameter 1 / (D t) which is
just the number of SWNTs in an area of the width t, where the tubes are still
electrostatically coupled. The tubes at the longer distances are completely screened by
the gate, as shown in Fig. S8a-c. Then the specific capacitance reads as:
CW =

≈

ε 0ε s
t

Dε 0ε s
Dε 0ε s
=
⎡
1
1
⎤⎤
⎡
⎡ exp(2πtD ) ⎤ ⎤ ⎡
−1
−1
⎢ε 0ε sCQ + 2π ⋅ log ⎢ 2πRD ⎥ ⎥ ⎢ε 0ε sCQ + ⎢tD − 2π log(2πRD)⎥ ⎥
⎦⎦
⎣
⎦⎦ ⎣
⎣
⎣
⋅ [1 + o(1 /( Dt ))]

where in last expression we single out terms of the order of 1/(Dt) and smaller that must
be neglected for the dense array D >> 1 / t.
This expression allows us to estimate the TFT drain current as
I d = WDI SWNT = WDCtVg

Vd
V εε
= WVg d o s ⋅ [1 + o(1 /( Dt ))]
L
L t

We can draw two conclusions: (1) this formula shows that the capacitance
coupling of the SWNT TFT with the density higher than the inverse distance to the gate
D > 1 / t is almost equal to the capacitance of the solid metal plate channel of the same
geometry. (2) the effective mobility of the SWNT TFT saturates at this density due to
the inter-tube screening: even though we may increase the number of current channels
per unit width by increasing D, the overall current will be approximately constant due to
lower charge density per individual channel. We note that this analysis does not
consider fringing field effects due to the finite length of the TFT device which effects
would result in slightly underestimated capacitance.
Figure S9 shows the capacitance of the array for different tube densities. The
derivation assumes that the tube-tube distance and tube diameters are constant.
Numerical values of the gate capacitance can be calculated by finite element technique.
Scatter plot shows the values calculated in this way. The FEM results and the
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analytical expression show very good agreement for all densities. For very low
density case where D << 2 t analytical expression goes to single tube values. Our tube
densities are typically between 1 SWNT µm-1 to 8 SWNT µm-1. We have built devices
with different gate dielectric thickness (from 10 nm to 1.5 µm). If the gate thickness is
much larger than the tube-tube distance, the array can be assumed as continuous film
and the parallel plate capacitance can be used.
The capacitance of the SWNT array has a weak (log) dependence on the intertube distance 1 / D. We have shown that the result for the capacitance coupling is only
weakly sensitive to deviations from the even spacing assumption used in the above
analysis. Numerical simulation confirms that variations in D in different parts of a
single device do not contribute any significant correction to the capacitance value (Fig.
S8g).
In the regime of D >> 1 / t we may also neglect the variation in the number of
tubes per device. Even though the smaller number of tubes per device width means a
bit smaller number of current channels it means also better capacitance coupling
according to our formula above. These two effects tend to cancel each other.
Electrical breakdown process
One method to obtain high on/off ratios involves electrical breakdown of the
metallic nanotubes. For the devices described here, this process involved sweeping the
drain voltage from 0 V to negative values while holding the gate voltage at +20 V.
Multiple sweeps, up to voltages of 50 V, eventually eliminated virtually all of the off
state current in the devices. The current reductions tended to occur in well-defined
steps of ~25 µA, consistent with expectation based on single tube device studies.
Figure S10 summarizes some aspects of these procedures, as performed on devices that
consist of D = 4 SWNT µm-1, L = 12 µm, W = 200 µm on SU8 (150nm)/SiO2
(100nm)/Si substrate with 100 nm Au layer source and drain electrodes.
Transfer of the SWNT arrays
The transfer procedures outlined in the main text provide reproducible and high
yield operation. Figure S11 shows SEM images of representative SWNT arrays on
their growth substrate and after transfer onto a target substrate. These images show no
loss of alignment, degree of linearity after transfer. In addition, to within uncertainties
associated with the imaging, >99% of the SWNTs are transferred using this procedure.
Figure S12 shows a bare growth substrate after transfer, indicating the high yields
associated with removal of the tubes.
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Device Yields
The overall yields of the high performance devices of Fig. 4 result from the
combined yields of the growth procedures and the lithographic and deposition processes
used to define the electrodes and dielectric layers. The results of Fig. 4 illustrate the
typical scatter in the device properties. The yields are >80%, with defects that are
typically associated with the liftoff and etching procedures used to define the source,
drain and gate electrodes. Figure S13 presents optical images that show two examples
of this class of defect.
High frequency response
High-frequency characteristics were measured in the common-source
configuration using an Agilent E5062A network analyzer and Cascade Microtech RF-1
probe station. Figure S14 shows the current gain (H21) versus frequency (fT ) for a drain
bias (VD) of 2 V and a gate bias (VG) of 0 V. The fT value was 420 MHz for a device
with L = 4 µm and W = 300 µm.
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Supplementary Figures

Supplementary Figure S1: a, SEM image of an array of SWNTs showing 99.97%
alignment. The inset shows the single, small segment of a misaligned tube that exists
in this entire area. b, AFM image of an array of SWNTs showing excellent parallelism.

© 2007 Nature Publishing Group

c, Plot of deviation in the position of a SWNT as a function of position along its length,
measured relative to a perfect linear shape. To within the uncertainties of the AFM
instrument, the SWNT is perfectly linear. d, Distribution of SWNT diameters
measured from an array like that shown in a. e, Diameters of SWNT measured as a
function of position across an array. f, Distribution of SWNT lengths in an array
similar to that shown in Fig. 1a of the main text. g, Measured numbers of SWNTs that
bridge the gap between source and drain electrodes spaced by some distance (i.e. the
channel length). h, Distribution of radial breathing mode frequencies as measured by
Raman scattering from individual tubes in an array. i, Measured on currents in
transistors (TFTs) with different channel lengths (L).
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Supplementary Figure S2: Growth yield for nanotube arrays. Five substrates with
patterned Fe catalyst were prepared and tubes were grown on them by CVD.
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Supplementary Figure S3: Scanning electron micrograph (a) and transfer curves (b)
from devices built with single tubes.
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Supplementary Figure S4: Experimental (symbols) and curve fitting (lines, using Eq.
3) for on/off ratio vs. L for different values of Vg.
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Supplementary Figure S5: Current/voltage characteristics of metallic tube
contributions to device response, as a function of channel length for the case of D = 5
SWNT µm-1.
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Supplementary Figure S6: Scaling plot (top frame) of resistance, evaluated in the
low bias regime, associated with metallic contribution to device response as a function
of channel length, for the case of D = 5 SWNT µm-1. Low and high bias resistances
(bottom frame) evaluated in the present paper to two other references.
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Supplementary Figure S7:

a-d, Transfer curves measured from typical devices with

VD = -0.5 V (D = ~5, 1, 0.6, 0.3 tubes µm-1), which were used for figure 2e. The
channel length and width were 10 µm and 200 µm, respectively, and 1.5 µm epoxy layer
was used as a gate dielectric.
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Supplementary Figure S8:

a-c, Electrostatic potential distribution for the NT-array

TFT embedded in the insulator with dielectric constant ε= 3.9, the NT radius is 0.7 nm,
the insulator thickness is 1500 nm, the tube densities are 0.2, 0.4 and 2 tubes µm-1 for a,
b and c respectively. The spots corresponding to nanotubes are artificially large because
it may not be seen at this size scale. d-f, Electrostatic potential distribution for the NTarray TFT embedded in between two layers of the insulator with the dielectric constants
(d) ε= 4.1 / 1, (e) ε= 3.9 / 3.9 (same as in a above), (f) ε= 3.9 / 4.1, the NT radius is 0.7
nm, the insulator thickness is 1500 nm, the tube density is 0.2 tubes µm-1. g, The
range of a random variation of the TFT array capacitance after 1/3 of tubes (metallic
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tubes) are destroyed. h, Three sample (random) distributions of the tubes left after
destruction of metallic tubes. As shown in g the capacitance decreased by 14-36% for
the NT-array TFT embedded in the insulator with dielectric constant ε= 3.9, the NT
radius is 0.7 nm, the insulator thickness is 250 nm, the tube density is 4 tubes/micron.
In this figure the bar scale is 1 µm.
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Supplementary Figure S9: Modeling results for the capacitance between an array of
conducting wires and a gate electrode, separated by a dielectric as a function of
dielectric thickness.
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Supplementary Figure S10: a, Current-voltage response of a device during electrical
breakdown procedures. b, Schematic illustration of a device. c, Calculated field
effect mobility as a function of on/off ratio. d, On and off currents as a function of
on/off ratio.
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Supplementary Figure S11: Transfer yields for nanotube arrays. The SEM images on
the left show the nanotube arrays on quartz before transfer. The images on the right
show the nanotube arrays on 10 nm HfO2.
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Supplementary Figure S12: SEM image of a quartz substrate after transfer nanotube
arrays. There are no remaining tubes on the substrate.
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Supplementary Figure S13: Optical images that indicate the sorts of imperfections that
are associated with defective devices.
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Supplementary Figure S14: Measurement of the small signal current gain (H21) as a
function of frequency. The results indicate a cutoff frequency value of fT = 420 MHz.
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